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Abstract—The growing number of distributed energy re-
sources, DC loads and energy storage systems drive the adoption
of DC distribution networks. This paper in particular addresses
three-wire bipolar DC distribution networks (b-DCDN), that
provide two voltage levels to connect low- and high-power loads,
while transferring twice the amount of power with less conduction
losses as compared to the two-wire unipolar network configura-
tion. To stabilize and control these two voltage levels, converters
with voltage balancing capability are essential. Although dedi-
cated voltage balancing converters that transfer power between
both poles exist, this paper shows the extent to which certain
three-level DC-DC converters can both interface DC devices
such as battery energy storage systems and balance the pole-to-
neutral voltages in the presence of unbalanced currents. More
in particular, this paper identifies and analyzes the members
of the non-isolated three-level converter family that feature a
bipolar DC front-end in different unbalanced conditions, thereby
explicitly deriving the operating area of these converters, based
upon a decomposition in balanced and unbalanced components.
Furthermore, the paper demonstrates the influence of the mod-
ulation scheme in unbalanced conditions on the current ripple
and required inductance.
I. INTRODUCTION
DC distribution networks (DCDN) have been proposed
because they offer potential benefits over AC distribution
networks (ACDN), specifically when considering an increas-
ing number of distributed energy resources and loads that
require DC along the power conversion chain [1]–[5]. The
improved compatibility between DC devices and a DC power
architecture may reduce and simplify the power conversion
steps, thereby reducing the losses and increasing the device-
level reliability. Apart from the improved compatibility, DCDN
enable to transfer more power over the same conductor cross-
section [3], [5] and comprise DC-DC point-of-load converters
which are actively controllable contrary to diode rectifiers.
In the literature, a two-wire (+ and −) unipolar and a three-
wire bipolar network configuration adopting an additional
neutral wire (n), are typically distinguished [6]–[8]. Providing
the same pole-to-neutral voltage, the bipolar DC distribution
networks (b-DCDN) allow transferring more power with lower
conduction losses. Furthermore, they provide two voltage
levels, namely the pole-to-neutral voltage and the pole-to-
pole voltage (twice the pole-to-neutral voltage), which allows
connecting high- and low-power DC devices at a suited voltage
level. b-DCDN can therefore be considered the counterpart of
a three-phase AC distribution network (ACDN) as compared to
a single-phase ACDN. Accordingly, it is possible to connect
DC devices asymmetrically (either to the positive-neutral or
negative-neutral conductor pair), which causes (1) voltage
unbalance and (2) non-zero neutral conductor currents. To
resolve the first issue, this paper addresses converters with
voltage balancing capability (VB) to equalize the pole-to-
neutral voltages. Besides, converters with current redistributing
capability (CR) address the second issue [9].
In literature several converter topologies have been pre-
sented to solely balance the pole-to-neutral voltages [7], [10]–
[12]. However, it may be desirable to incorporate the voltage
balancing capability in DC-DC converters that are anyway
present within b-DCDN, e.g. converters to interface energy
storage systems. For instance, the step-down three-level con-
verter (S-TLC) has been identified as a suitable topology
capable of providing a balanced and regulated bipolar front-
end [13]–[15].
The voltage balancing capability of the S-TLC opens
perspectives to address the other members of the three-level
DC-DC converter (TLC) family, which were originally pro-
posed to halve the voltage stress of power semiconductor
devices (PSD), to double the effective switching frequency
and to reduce the size of the passive components [16]. This
paper therefore analyzes the non-isolated three-level converter
family comprising the step-down, full-bridge and half-bridge
three-level converter topologies that feature a bipolar front-
end. The analysis starts from a decomposition of the voltages
and currents in balanced (B) and unbalanced (U) components
[17] and the definition of two novel control inputs, named
the balanced and unbalanced duty cycles. The result is a
model that decouples the balanced and unbalanced dynamics
of the three-level converter family. Because the balanced and
unbalanced duty cycle depend on the original duty cycles, they
are inherently limited depending on the converter topology.
These limitations are analytically derived to anticipate which
unbalance scenarios can be accommodated and need to be
incorporated in the converter controller (e.g. integrator anti-
windup).
The paper is structured as follows. The next section intro-
duces the voltage unbalance issue and four possible unbalance
scenarios that generally may occur at the terminals of a VB.
Subsequently, the third section analyzes the TLC family in
unbalance conditions including the derivation of their operating
area and the unifying converter model. The third section also
proposes two possible modulation schemes and evaluates the
influence of unbalance conditions on the inductor current
ripple. The fourth section concludes this paper.
II. VOLTAGE UNBALANCE IN BIPOLAR DC DISTRIBUTION
NETWORKS
A. Causes and consequences of voltage unbalance
Bipolar DC distribution networks (b-DCDN) apply a posi-
tive, neutral and negative conductor to transfer power between
different nodes in the distribution network, as opposed to
unipolar DC distribution networks that only require two active
conductors. Therefore, b-DCDN provide two voltage levels
at each node terminal, i.e. the pole-to-neutral voltage and
the pole-to-pole voltage which equals twice the former one.
Accordingly, devices that operate at higher voltage levels
can be connected pole-to-pole, while low-power devices can
be connected between the positive (or negative) pole and
the neutral conductor, similar to three-phase and single-phase
devices in AC distribution networks respectively.
Connecting devices asymmetrically between a pole and the
neutral may cause intolerable voltage unbalance in the network
as the neutral terminal voltage shifts, a problem that also
exists in three-phase AC networks [18], [19]. As a result of
voltage unbalance, network components may be overstressed
triggering protection equipment that will shut down part of
the network. Another potential consequence is that dc-dc
converters in the network no longer function near nominal
operating conditions with the highest conversion efficiencies.
Therefore, it is important to reduce voltage unbalance.
To demonstrate the voltage unbalance issue more in depth,
consider the simple bipolar network depicted in Fig. 1 which
consists of two voltage sources representing power electronic
converters that regulate the pole-to-neutral voltages and two
current sources representing loads (positive currents) or gener-
ators (negative currents). The steady-state voltages at the load
terminals are expressed as:
Vpi = Vp −RIpi −R(Ipi − Ini) (1)
Vni = Vn −RIni +R(Ipi − Ini) (2)
where Vpi and Vni are the positive and negative pole
voltage at the load terminals respectively, Ipi and Ini represent
the positive and negative pole current drawn by the load
respectively and R is the line resistance, assumed equal for
the different conductors.
Building on the approach in [17], voltages and currents can
be decomposed in balanced (B) and unbalanced (U) compo-
nents, which resembles the symmetrical component method in
ACDN. As will be exemplified, the decomposition provides
valuable insights by decoupling the unbalanced voltage from
the balanced voltage. The B/U components are related to the
positive and negative quantities as:
xB ≡
xp + xn
2
(3)
xU ≡
xp − xn
2
(4)
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Fig. 2: Current unbalance scenarios
Applying the B/U decomposition to (1) and (2) results in
following set of equations describing the network:
VBi ≡
Vpi + Vni
2
= VB −RIBi (5)
VUi ≡
Vpi − Vni
2
= VU − 3RIUi (6)
Where VBi and VUi are the balanced and unbalanced
voltage at the load terminals respectively, and IBi ≡ 12 (Ip+In)
and IUi ≡ 12 (Ip − In) represent the balanced and unbalanced
current drawn by the load respectively. As can be observed
from (5) and (6), the original bipolar network in Fig. 1
can be decomposed in a balanced and unbalanced network.
In case the voltage sources are balanced (Vp = Vn), the
unbalanced voltage VU is zero and one can observe from (6)
that |RI1i| should be zero to avoid voltage unbalance across the
current sources with a balanced source (Vp = Vn). Note that
voltage unbalance may also result from distributed generators
or bidirectional energy storage systems in b-DCDN, causing
negative Ipi and Ini currents. Voltage unbalance thus stems
from unbalanced currents (IUi) caused by the devices in the
network and resulting resistive voltage drops (R) across the
conductors.
Accordingly, four scenarios may occur, depending on the
sign of Ipi and Ini, as depicted in Fig. 2. Scenario A considers
the case when unbalanced loads are connected to both poles,
scenario B considers the case when unbalanced generation is
connected to both poles, and scenario C1 and C2 consider a
combination of unbalanced load and unbalanced generation.
Note that scenario C1 and C2 may cause overcurrent in the
neutral conductor, since Ipi and Ini have opposite directions.
Therefore it is concluded that scenario’s C1 and C2 should be
avoided or at least carefully considered when designing the
architecture of a b-DCDN.
B. Solutions to reduce voltage unbalance
As the basic analysis has shown, voltage unbalance is
in essence caused by current unbalance that leads to differ-
ent voltage drops across the positive, neutral and negative
conductor. A priori, unbalance currents should be avoided
by connecting pole-to-neutral devices alternately positive-
to-neutral and neutral-to-negative, possibly in an automated
manner applying static load transfer switches [20]. However,
voltage balancers (VB) should still govern the voltage balance
in b-DCDN. In this work, a voltage balancer is defined as a
power electronic converter connected to a b-DCDN that is,
amongst other optional functionalities, able to regulate the
positive pole-to-neutral voltage equal to the negative pole-
to-neutral voltage at the point of common-coupling with the
network. It will therefore withdraw or inject different currents
in the positive and negative pole in order to equalize the pole-
to-neutral voltages. Also note that each b-DCDN requires at
least one VB to define the neutral point voltage.
The most basic VB in its kind is a resistive voltage
divider, but it encounters intolerable quiescent power losses.
Other converters with voltage balancing capability have been
analyzed in [7], [11].
Other applications, like inverters with series-connected DC
bus capacitors [21]–[23] and battery management systems [10],
[24], [25], encounter similar unbalance issues due to leakage
currents. However, since the leakage currents are orders of
magnitude smaller than the unbalance currents encountered in
b-DCDN, the proposed solutions are designed for low currents
and consequently not applicable in b-DCDN.
The authors would like to point out that current redistrib-
utors (CR) have been proposed for b-DCDN [26], which are
defined in this work as power electronic converters connected
to a b-DCDN that are, amongst other optional functionalities,
able to transfer current from the positive to the negative
pole and vice versa in order to reduce current in the neutral
conductor. Although both a VB and a CR will reduce voltage
unbalance in b-DCDN, they serve a different purpose: the VB
aims at directly regulating the unbalanced voltage VU to zero,
while the CR aims at regulating the unbalance current IU to
zero. They thus have different control objectives, but either
directly or indirectly will have an influence on the voltage
profile in the network. This paper focuses on the voltage
balancing capabilities of the three-level converter family as
will be elaborated in the next section.
III. THREE-LEVEL CONVERTERS IN UNBALANCE
CONDITIONS
This section will analyze and discuss three members of the
non-isolated three-level converter (TLC) family that possess
two series-connected capacitors at the input and hence are
able to connect to b-DCDN. These include the step-down
TLC (S-TLC), the full-bridge TLC (FB-TLC) and the half-
bridge TLC (HB-TLC) as depicted in Fig. 3. Although it
features a bipolar front-end, the flyback three-level converter
is not considered because it generally is used in the 0−500W
range [27] which is considered out of the scope of the present
work. Each topology is analyzed in a similar manner: first
the converter operation is introduced and key features are
highlighted, subsequently the model equations are developed
and finally the feasible operating area is determined.
A. Step-down three-level converter (S-TLC)
The S-TLC, depicted in Fig. 3a, contains two series-
connected capacitors at the DC front-end, 4 power semi-
conductor devices (PSDs) with anti-parallel diodes and an
inductor that enables regulating the current drawn from the
DC back-end (the subsequent analysis presumes that v2 ≥ 0).
As Fig. 3a shows, the four PSDs are stacked and the 2 pairs
(dp, d
′
p) and (dn, d′n) are switched in a complementary manner.
Hence two control inputs are available dp and dn that can be
independently controlled using pulse-width modulation. When
the output currents are balanced (Ip = In), the corresponding
duty cycles dp and dn are equal. In unbalanced conditions
however, the S-TLC is able to vary the amount of charge
drawn from the positive and negative capacitors respectively
by varying dp and dn and hence balance the pole-to-neutral
voltages at the DC front-end.
Following averaged model governs the dynamics of the S-
TLC:
L
diL
dt
= dpvp + dnvn − v2 (7)
C
dvp
dt
= −ip − dpiL (8)
C
dvn
dt
= −in − dniL (9)
where iL represents the inductor current, L is the induc-
tance, vp is the positive pole-to-neutral voltage, vn is the
neutral to negative pole voltage, v2 is the back-end voltage
and C is the pole-to-neutral capacitance.
The averaged model can subsequently be decomposed in
balanced and unbalanced components applying (3)-(4), result-
ing in:
L
diL
dt
= 2dBvB + 2dUvU − v2 (10)
C
dvB
dt
= −iB − dBiL (11)
C
dvU
dt
= −iU − dU iL (12)
where vB is the balanced voltage and vU is the unbalanced
voltage. dB = dp+dn2 and dU =
dp−dn
2 are two novel control
inputs, referred to as the balanced and unbalanced duty cycle.
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Fig. 4: Equivalent circuit of three-level converters
duty cycle dU controls the unbalanced voltage vU . Adding an
additional outer-loop voltage controller that alters the current
setpoint enables regulating the balanced voltage vB . These
model equations effectively decompose the converter model
in a balanced and unbalanced operating mode, resulting in the
equivalent averaged circuit depicted in Fig. 4.
The steady-state of the converter (steady-state variables are
capitalised) in balanced conditions (VU = 0) is described by:
DB =
V2
2VB
(13)
IL =
−IB
DB
(14)
DU =
−IU
IL
(15)
Equation (13) states that the balanced duty cycle DB
solely depends on the voltage ratio V2/VB and (15) relates
the unbalanced duty cycle DU to the unbalance current IU
and the inductor current IL. The result is a relatively fixed
balanced duty cycle DB and an unbalanced duty cycle DU
that varies with the unbalance current IU .
Because the duty cycles dp and dn should remain in the
[0; 1] range, the S-TLC faces theoretical operating limits, given
by (16)-(17) and expressed in B/U components in (18)-(19).
dp = dB + dU ∈ [0; 1] (16)
dn = dB − dU ∈ [0; 1] (17)
dB ∈ [0; 1] (18)
|dU | ≤
{
dB dB ≤ 0.5
1− dB dB > 0.5
(19)
Fig. 5a graphically depicts the operating area of the S-
TLC. Accordingly, in steady-state, the amount of unbalance
current IU in (15) is limited between [−DBIL;DBIL] in
case DB ∈ [0; 0.5] and [−(1−DB)IL; (1−DB)IL] in case
DB ∈ [0.5; 1]. It can thus be concluded that the operating
area of the S-TLC is theoretically limited and the amount
of unbalance current IU that can be supplied depends on the
voltage ratio (related to DB) and the inductor current IL. The
conclusion can also be physically interpreted as the inductor
current IL determines how much charge can be transferred
from the positive and negative pole to the DC back-end during
DpTs and DnTs (Ts is the switching period). Hence, the lower
TABLE I: Feasible switch configurations of the FB-TLC
Configuration da1 da4 db1 db4 vL
0 0 0 0 0 −v2 (freewheeling)
1 1 0 0 0 vp − v2
2 0 0 1 0 −vp − v2
3 0 0 0 1 vn − v2
4 0 1 0 0 −vn − v2
5 1 0 0 1 vp + vn − v2
6 0 1 1 0 −vp − vn − v2
IL, the lower the amount of charge that can be transferred in
the respective ON time periods. Furthermore, operating closer
to DB = 0.5 enables a wider range of DU values that can
be attained. Finally, the operating limits of dB and dU can
be conveniently be implemented in the converter controller, as
opposed to limiting dp and dn.
Reconsidering the unbalance scenarios introduced in the
previous section, the S-TLC can operate in scenarios A and B,
but not in scenarios C1 and C2. Scenarios C1 and C2 require
that the converter would be able to transfer power generated in
one pole to the other pole during one switching cycle, which
is impossible with the S-TLC. As explained in the previous
paragraph, the amount of unbalance current IU that can be
compensated in scenarios A and B is theoretically limited.
B. Full-bridge three-level converter (FB-TLC)
The FB-TLC, depicted in Fig. 3b, contains two neutral
point clamped legs (labeled A and B) each made up of
four series-connected PSDs, including antiparallel diodes, an
inductor L at the DC back-end and two series-connected
capacitors that make up the DC front-end. Switches da1 and
da3 of the A leg are switched in a complementary manner,
as well as da4 and da2 [28]. da1 and da4 should never be on
simultaneously, as it leaves the corresponding terminal voltage
(terminal A) undefined. The same rules apply for the B leg.
Converter legs A and B enable to connect each terminal of
the DC back-end to the positive, negative or neutral terminal
of the DC front-end, which results in the 7 feasible switch
configurations listed in Table I. Accordingly, 7 voltage levels
(vL) can be applied across the inductor L, including −vp− v2
and −vn − v2, which distinguishes the FB-TLC from the S-
TLC. These switch configurations enable to transfer energy
from one pole to the other within a single switching cycle.
The ability to charge the inductor from one pole and discharge
to the other pole implies that the FB-TLC can operate in
scenario C1 and C2, which is a distinguishing feature of this
topology.
By defining dp = da1 − db1 and dn = db4 − da4, the
averaged converter model of the FB-TLC can also be described
by the model and equivalent circuit derived for the S-TLC in
(7)-(9) and Fig. 4. Decomposing the FB-TLC model in B/U
components also leads to (10)-(12) and (13)-(15) in balanced
steady-state conditions.
The difference with the S-TLC exists in the values that
dp and dn can attain: {−1, 0, 1}, instead of {0, 1}. This is
accomplished as follows: when dp > 0, da1 = |dp| and db1 = 0
and vice versa when dp < 0. The same rules apply for dn:
TABLE II: HB-TLC model equations and limits
Variant dp dn Limits
Neutral da1 −da4 dp ∈ [0; 1], dn ∈ [−1; 0], dU ≤ 0.5
Positive da1 − 1 −da4 dp ∈ [−1; 0], dn ∈ [−1; 0], dU ≤ 0
Negative da1 1− da4 dp ∈ [0; 1], dn ∈ [0; 1], dU ≤ 0
when dn > 0, db4 = |dn| and da4 = 0 and vice versa when
dn < 0. Following the same definition of dB and dU , the model
is transformed to balanced and unbalanced components.
The operating area of the FB-TLC is limited by the feasible
values that the duty cycles dp and dn can attain, resulting in
two operating limits:
1) As explained, the DC back-end can be connected to
the neutral, positive or negative pole by leg A or B
respectively and consequently dp and dn are limited
between [−1; 1].
2) The switches da1 and da4 cannot be in the on-state
simultaneously, therefore da1 < 1 − da4 and the
same applies for switches db1 and db4. Otherwise,
the corresponding inductor terminal voltage would be
undefined. That limitation constrains dU , as expressed
in (20) and (21).
da1︸︷︷︸
dp
≤ 1− da4︸︷︷︸
−dn
⇒ dp ≤ 1 + dn ⇒ dU ≤
1
2
(20)
db1︸︷︷︸
−dp
≤ 1− db4︸︷︷︸
dn
⇒ −dp ≤ 1− dn ⇒ dU ≥
−1
2
(21)
The resulting operating area that is theoretically achievable
is depicted in Fig. 5b. The FB-TLC covers a wider operating
area as compared to the S-TLC. The additional area that is
covered relates to operating scenario C1 and C2 where power
is transferred between both poles. And furthermore, the FB-
TLC allows for negative V2/VB voltage ratios. If |dB| < 0.5,
dU can vary between [−0.5; 0.5] instead of [−dB, dB] as with
the S-TLC. In case DB > 0.5, the operating area of the FB-
TLC and S-TLC coincide.
C. Half-bridge three-level converter (HB-TLC)
The HB-TLC, depicted in Fig. 3c-3e, consists of one
neutral-clamped leg, an inductor L at the DC back-end and
two series-connected capacitors that make up the DC front-
end, similar to the converter topologies discussed previously.
Three variants exist as the inductor can be connected between
the output terminal of the half-bridge and either the neutral
point, positive pole or negative pole. Similar to the FB-TLC,
(da1,da3) and (da4,da2) are complimentary switch pairs.
By defining dp and dn as included in Table II, the models of
the three HB-TLC variants resemble the model and equivalent
circuit of the TLC topologies discussed before. The model can
in turn be transformed to balanced and unbalanced variables.
As dp and dn are defined differently, each HB-TLC variant
covers a specific part of the operating area as depicted in
Fig. 5c and included in Table II. As da1 ∈ [0; 1] and da4 ∈
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Fig. 5: Operating area of the S-TLC, FB-TLC and HB-TLC. The white regions represent the operating area. The operating area
is valid during transients and in steady-state (steady-state quantities are capitalised and within brackets).
[0; 1], dp and dn are limited. Furthermore, da1 and da4 should
never be on simultaneously (they may be off simultaneously),
implying that du < 0 for the positive and negative variant and
du < 0.5 for the neutral variant.
As Fig. 5c shows, the neutral variant can only operate at
zero unbalance current IU = 0 in case DB = 0, which implies
V2 = 0. In that case, the neutral variant is the three-level ver-
sion of the two-level half-bridge voltage balancer. Depending
on the direction of IL, positive and negative unbalance currents
IU can be supplied. On the contrary, the positive can operate
at V2 < 0 and negative variant at V2 > 0.
D. Modulation and inductance selection
The filter inductor L is an essential design parameter of
the TLC topologies discussed previously, as it determines the
current ripple ΔI that is generally a design constraint. The
adopted pulse-width modulation scheme that determines the
relative phase of dp versus dn also influences the current ripple.
Two modulation schemes are considered in this analysis. The
first modulation scheme is generally proposed for three-level
converters [16], while the second modulation scheme is pro-
posed here as an alternative. In modulation scheme 1, as shown
in Fig. 6a, the switching signals referred to by the duty cycles
dp and dn, start at the beginning and at half of the switching
cycle. In case dn exceeds 0.5, the corresponding switching
signal extends into the beginning of each switching cycle. An
alternative modulation scheme 2 is depicted in Fig. 6b, where
dp and dn are applied at the beginning and the end of the
switching cycle.
As the TLC topologies all obey the same model by
defining dp and dn, the expressions for the current ripple do
match. The normalized current ripple in steady-state ΔIn =(
V −1B Lfs
)
ΔI is expressed by (22) and (23) and depicted in
Fig. 6 as a function of the balanced and unbalanced duty cycle
DB andDU in case the unbalanced voltage is regulated to zero
(VU = 0).
ΔIn =⎧⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎩
(|DB | + |DU |)| (1− 2|DB |) |DB | ∈ [0; 0.25]
(0.5− |DB | + |DU |) (−2|DB |) |DB | ∈ [0.25; 0.5] ∧ |DU | ≤ 0.25
(1− |DB | − |DU ) (−2|DB |) |DB | ∈ [0.25; 0.5] ∧ |DU | > 0.25
(|DB | + |DU | − 0.5) (2− 2|DB |) |DB | ∈ [0.5; 0.75] ∧ |DU | ≤ 0.25
(|DB | − |DU |) (2− 2|DB |) |DB | ∈ [0.5; 0.75] ∧ |DU | > 0.25
(1− |DB | + |DU |) (1− 2|DB |) |DB | ∈ [0.75; 1]
(22)
ΔIn =
⎧⎪⎨
⎪⎩
(|DB | + |DU |)(1− 2|DB |) |DB | ≤ 0.5 ∧ |DB | − |DU | ≤ 0
(1− 2|DB |)(2|DB |) |DB | ≤ 0.5 ∧ |DB | − |DU | > 0
(2|DB | − 1)(2− 2|DB |) |DB | > 0.5
(23)
These expressions are valid for all TLC topologies in their
respective feasible operating area. As the previous analysis has
proven,DB is related to the input-output voltage ratio and DU
to the level of unbalance current IU , and hence Fig. 6 shows
that the current ripple is different in unbalance conditions in
case IU = 0. Also note that the normalized current ripple in
the absence of unbalance current (DU = 0) matches with the
results presented in [16].
Fig. 6 shows that both modulation schemes result into
comparable current ripple values. However, as depicted in
Fig. 7, modulation 1 outperforms modulation 2 in certain
regions of the operating area and vice versa. The figure also
indicates regions where modulation 1 is not applicable, cor-
responding to the operating area of the FB-TLC and the HB-
TLC (neutral variant). Modulation scheme 1 is not applicable
in those particular regions because the switching signals da1
and da4 should never overlap, as described in the analysis
of the respective topologies. Consider for example the case
DB = 0.25 and DU = 0.3, located in that particular region.
That translates into dp = da1 = 0.55 and dn = −da4 = −0.05
and as dp > 0.5, both switching signals will overlap, which
is not allowed. On the contrary, modulation 2 is applicable as
dp and dn do not overlap.
Finally, Fig. 6 shows that the highest normalized current
ripple (ΔIn = 0.5) for both modulation schemes occurs in
the region where Dp and Dn have opposite signs, i.e. the
region of unbalance scenario C1 and C2. Hence, if those
scenarios need to be handled by the FB-TLC or HB-TLC,
it requires a significantly higher inductance as compared to
the other unbalance scenarios. Outside that region, the highest
ΔIn equals 0.28125 and 0.25 for modulation scheme 1 and 2
respectively. The current ripple of modulation scheme 2 does
not depend on DU .
E. Discussion
The preceding analysis shows that the S-TLC, FB-TLC and
the HB-TLC all feature a DC back-end voltage which is lower
t/Ts
d
k (k + 1)(k + 0.5)
|dp| 0.5− |dp| |dn| 0.5− |dn|
±vp − v2 ±vn − v2−v2 −v2
ΔI1 ΔI3ΔI2 ΔI4
(a) Modulation 1
t/Ts
d
k (k + 0.5)(k + 1/2)
|dp| 1− |dp| − |dn| |dn|
±vp − v2 ±vn − v2−v2
ΔI1 ΔI2 ΔI3
(b) Modulation 2
Fig. 6: Modulation and normalized peak-peak current ripple
(ΔIn) (ΔI = ΔInVB(Lfs)−1)
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Fig. 7: Applicability of modulation scheme 1 and 2 in different
parts of the operating area
than the pole-to-pole voltage and are capable at balancing the
pole-to-neutral voltages in case the inductor current is non-
zero. The analysis resulted in the averaged converter model
(10)-(12), governing the dynamics of all three-level converters
that are considered. Alternatively, the model equations can be
represented by the equivalent circuit in Fig. 4, which applies
to all TLC topologies and clearly demonstrates the decoupling
between the balanced and unbalanced network. As the same
equivalent circuit applies, the same controller can be adopted
for the different three-level topologies.
Nonetheless, the converter topologies fundamentally differ
in terms of the applicable limits of the balanced (dB) and
unbalanced (dU ) duty cycles, resulting in a specific operating
area for each topology as depicted in Fig. 5. These operating
limits should be incorporated in the controller, e.g. in anti-
windup settings. The FB-TLC covers the largest operating
area, followed by the S-TLC and the HB-TLC. The FB-TLC is
capable of transferring current between both poles in a single
switching cycle and therefore may operate in scenario C1 or
C2, at the expense of a high part count as compared to the
other two. In case V2 > VB , the operating area of the FB-TLC
and S-TLC coincide. The FB-TLC is expected to encounter
higher power losses as compared to the S-TLC and HB-TLC,
because of higher conduction losses occurring in the PSDs.
The smallest operating area is covered by the HB-TLC and
as it requires additional clamping diodes as compared to the
S-TLC, it is considered less advantageous.
IV. CONCLUSION
The analysis conducted in this paper showed that the S-
TLC, FB-TLC and HB-TLC are able to interface DC devices
such as energy storage systems with b-DCDN and simultane-
ously provide voltage balancing capability.
The analysis demonstrated that not only voltages and cur-
rents can be effectively decoupled to study the unbalanced and
balanced operating mode of the three-level converters, but also
the duty cycles. The analysis resulted in a unifying model and
equivalent averaged circuit that describes all considered three-
level converter topologies. The model furthermore includes
two novel control inputs, i.e. the balanced and unbalanced
duty cycle, that are limited and specific for each three-level
converter topology. Consequently, the voltage balancing ca-
pability and operating area of each topology is limited and
different. The FB-TLC covers the largest operating area at the
expense of additional power semiconductor devices, while the
S-TLC shows to be a good compromise between operating
area and part count. The three variants of the HB-TLC cover
only a limited part of the operating area while requiring more
parts than the S-TLC.
The paper showed that a higher inductance should be se-
lected in certain unbalance conditions, as unbalanced operation
increases the current ripple in certain parts of the operating
area, depending on the adopted modulation scheme.
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